Optimized autoconfig for AMD CPUs with < 2 MB L3 cache per thread
This commit is contained in:
parent
16ecb8f085
commit
6cfc02d24f
@ -320,8 +320,13 @@ void xmrig::HwlocCpuInfo::processTopLevelCache(hwloc_obj_t cache, const Algorith
|
|||||||
L2 += l2->attr->cache.size;
|
L2 += l2->attr->cache.size;
|
||||||
L2_associativity = l2->attr->cache.associativity;
|
L2_associativity = l2->attr->cache.associativity;
|
||||||
|
|
||||||
if (L3_exclusive && l2->attr->cache.size >= scratchpad) {
|
if (L3_exclusive) {
|
||||||
extra += scratchpad;
|
if (vendor() == VENDOR_AMD) {
|
||||||
|
extra += std::min<size_t>(l2->attr->cache.size, scratchpad);
|
||||||
|
}
|
||||||
|
else if (l2->attr->cache.size >= scratchpad) {
|
||||||
|
extra += scratchpad;
|
||||||
|
}
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|||||||
Loading…
Reference in New Issue
Block a user